A monolithic, CMOS, constant-fraction discriminator (CFD) was designed and fabricated in a 1.2-p, N-well process. This circuit uses an on-chip, distributed R-C delay line to realize the constant-fraction shaping. The delay line is constructed of a 4.8-p wide, 500-p long serpentine layer of polysilicon above a grounded second layer of polysilicon.
single 5-V supply.
respond with an approximately 5 ns risetime --15 ns fall time signal. Unlike the situation reported by Simpson et al. [6] , it is advantageous to trigger on the leading edge of these signals.
The complete CFD is shown in block diagram form in Fig. 1 . The important aspects of each circuit block will be discussed in turn.
Arming Discriminator
As shown in Fig. 1 , an arming discriminator disables the CFD output unless the input signal has exceeded the threshold setting.
This leading-edge discriminator uses continuous dc feedback to compensate for any offset errors. This is particularly important for multichannel chips where it is desirable to have only one threshold setting per chip. As shown in Table 1 , this feedback controls channel-to-channel threshold variations on the chip to within 2 3 mV.
I. Introduction
There has been much recent interest in monolithic, CMOS constant-fraction discriminators (CFDs) for highly integrated, multichannel detector applications.
Binkley, Simpson and Rochelle reported an early version of a CMOS CFD that used an external delay line shaping element [l] . Nowlin [ 2 , 3 ] , Turko and Smith 141 and Binkley [5] have reported lumped-element CFD shaping methods that are integratable on CMOS integrated circuits (ICs). Using these shaping methods, Binkley [5] and Simpson et al. [6] have reported fully integrated, CMOS CFDs.
The subject of this work is a fully integrated, CMOS CFD that uses an on-chip, distributed R-C delay line as the shaping element. This CFD is intended for use in the -15,000 channel, lead-scintillator calorimeter and the 6,400 channel RICH system of the PHENIX detector at the Relativistic Heavy Ion Collider (RHIC).
Both of these PHENIX detector subsystems use photomultiplier tubes (PMTs) as sensing elements. Continuous dc feedback vs. switched feedback involves the consideration of several trade-offs. Switched feedback minimizes rate effects by disabling the feedback while a signal is present. However, a guaranteed signal-free time must be provided, an input pin must be used for the auto-zeroing signal, and charge injection onto the hold capacitor by the auto-zeroing switches can lead to threshold matching problems.
Continuous feedback eliminates the disadvantages of switched feedback, but it is rate sensitive. Since the feedback is enabled while a signal is present, each input signal will deposit a small charge on the hold capacitor. This charge constitutes an offset that varies with the amplitude and rate of the input signals. However, if the amplitude-rate product is low enough, this offset can be negligible.
The circuit shown in Fig. 2 will be used to analyze the rate effects for this arming discriminator. The limit amplifier has an output which is a linear function of the input signal until a limit voltage is reached. At this point, the output signal holds at this limit until the input signal gets back into the amplifier's linear range. This limit voltage needs to be large enough to correct for the expected range of offset voltages for a particular IC process. For this case 50 mV limits were chosen. For the worst case, all input signals will drive the limit amplifier to the limit voltage. Then, the dc error voltage left on the hold capacitor is where W is the average width of the signals and R is the average signal rate. For the conditions expected in this application (W = 20 ns, R = 1 kHz), the dc error is only -1 pV. It is important that the RzCz time constant be long enough to keep the ac ripple on the input sufficiently low to prevent excessive timing jitter. As shown in Fig. 1 , the arming discriminator is composed of 5 stages of differential inpuVdifferentia1 output amplifiers. A schematic of one stage of this discriminator is shown in Fig. 3 . 
Zero-Crossing Comparator

IV. Shaping Circuit
The zero-crossing comparator (ZCC) generates the precision timing signal for the CFD. As shown in Fig.l> the ZCC is composed of cascaded stages of differential input/output amplifiers to maximize the gain-bandwidth product [5, 6] and continuous dc feedback to eliminate the need for a walk adjustment. As described in the previous section, continuous dc feedback can be usid since the signal rate is low.
The zero-crossing signal is formed by subtracting an attenuated prompt version of the input signal from a delayed version of the input signal. This summing takes place in the first stage of amplification. The delay element is an on-chip, distributed, R-C delay line. It is realized on-chip as a 4.8-p wide serpentine strip of polysilicon above a grounded polysilicon plate as shown in Fig. 7 . Like the lossless transmission line, the distributed R-C circuit produces a delay. Unfortunately, the R-C line also produces an attenuation and dispersion which decreases the over-drive and slope of the zero-crossing signal through zero. o u t Poly 1 The analysis of a distributed R-C line can be performed analytically or by computer simulation. The circuit analysis program HSPICE [7] provides a modeling option for R-C lines known as the U-model. The U-model breaks the line into a user specified number of pieces and calculates a lumped-element equivalent for each of the pieces. The lumped-element values are calculated from the geometry of the Parameter Name LEVEL
V. Results
Description
Value Used in Simulation Selects U model The CFD was tested with a 5-11s risetime input signal over the range of -20 mV to -2 V. The fraction was set to 70%. Fig. 10 shows the walk as a function of input signal for 4 different CFD channels. Fig. 11 shows walk measurements for a CFD that was identical to the one reported here except that it used a coaxial cable to generate the delay. The walk measurements are very similar for the two cases with the distributed R-C delay line showing slightly less walk. However, the difference is small enough that it could be attributed to process variations in the comparators.
150
. Table 2 . Parameters used in distributed R-C delay line modeling. Fig. 8 shows the simulated delay and Fig. 9 shows the simulated degradation of the maximum slope of the signal as a function of the R-C line length. These figures indicate that a I . 1 ns delay is possible with a slope degradation of only about 1.5% with a 500-p line. In the serpentine configuration, this delay line only requires an area of 96.0 p X 69.6 p. This small size is important for multichannel systems where several channels are arrayed on the same chip. 
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